Printed Circuit Board

Design, Development and Fabrication Process

This presentation is courtesy of

Tom Lee Printed Circuit Board Design Engineer From FMUSER

Introduction

PCB 101

This presentation outlines the printed circuit board design process, and the details required to capture design intent.


These guidelines were created to ensure an error-free robust design that will meet or exceed cost expectations, satisfy fabrication, assembly and test criteria, and conform to form, fit and function requirements.

Design Process Overview

- Concept
- *Electrical* Architect
- Electrical Component Selection
- Schematic
- Bill of Materials
- PCB Library Component Development
- Netlist
- PCB Netlist Verification
- Mechanical Inputs
- Design Requirements
- PCB Design
- PCB Design Verification
- Gerber File Generation
- PCB DFT / DFM
- Design Review (Preliminary)
- Incorporate Design Review and DFT/ DFM Feedback
- Overlay Output
- Gerber Analysis and Plotfile Verification
- Panelize PCB
- Finalize Gerber Fabrication Package
- PCB Fabrication

Electrical Architect

A fundamental design strategy is developed and an electrical hierarchy is established.




Electrical Component Selection

Components that will be used in the electrical schematic are selected and designed.

ADD CONTRACTOR		iew Go W		T				- 9	<u> </u>	U?[\$]]	M X II		2		-
I	IC Cr In Mi Misc Resist	itor eramic ectrolytic 405 Logic terface Data croprocessor sc L Logic	Transmission		L.	C Pack	Normal Convert <aging ts Per Pkg: 1</aging 		-	4 3 2	U? D DE RE	A B R	6 7 1		
4 4	Ex	plore (Query	1.							2	<value:< th=""><th>></th><th></th><th></th><th></th></value:<>	>			
In the second		n 20202 - 35	- P I have been			1344									
Lind Lodd		perty	Database Con	ntents	Visible	e]									1
1		0 <u>0</u> 0		ntents		B									
1	Pro	ation			Visible	e]									
	Pro	ation	Database Cor		Visible	B									
3	Pro Implement PCB Foot	ation print	Database Con		Visible	B									
3 4	Pro Implement PCB Footj Value	ation print per	Database Con DIP 100/8//V,300 75176		Visible F										
3 4 5	Pro Implement PCB Foot Value Part Numi	ation print per p Part	Database Con DIP.100/8//V,300 75176 20-00176BTN	<i>I</i> L.400	Visible F F F										
3 4 5	Pro Implement PCB Footy Value Part Numk Schematie	ation print per 2 Part	Database Con DIP 100/8/W,300 75176 20-00176BTN 75176	NL .400 ransmis	Visible F F F F F F F	P									
3 4 5 6 7	Pro Implement PCB Footy Value Part Numb Schemati Part Type Descriptio	ation orint Der D Part	Database Cor DIP 100/8/W,300 75176 20-00176BTN 75176 Interface Data Ti	NL .400 ransmis	Visible F F F F F F F	B									
3 4 5 6 7 8	Pro Implement PCB Foot Value Part Numk Schemati Part Type Descriptic Allegro PC	ation print per per Part pn CB Footprint urer Part Nu	Database Cor DIP 100/8AV/300 75176 20-00176BTN 75176 Interface Data Th Interface Data Th	/L.400 ransmis RS485 T	Visible P P P P P P P P P P P P P P P P P P P	B									
3 4 5 6 7 8 9	Pro Implement PCB Foot Value Part Numk Schemati Part Type Descriptic Allegro PC	ation print per per Part pn CB Footprint urer Part Nu	Database Con DIP 100/8AV(300 75176 20-00176BTN 75176 Interface Data Ti Interface Data Ti Interface Data Ti Ic, MULITPOINT F dip8_3	/L.400 ransmis RS485 T	Visible P P P P P P P P P P P P P P P P P P P	B									
3 4 5 7 8 9 10	Pro Implement PCB Footy Value Part Numk Schematik Part Type Descriptic Allegro Po Manufact Manufact	ation orint oper oper Part CB Footprint urer Part Nu urer	Database Cor DIP 100/8AV/300 75176 20-00176BTN 75176 Interface Data Th Interface Data Th	/L.400 ransmis RS485 T nductor	Visible P P P P P P P P P P P P P P P P P P P	B									
3 4 5 7 8 9 10	Pro Implement PCB Footy Value Part Numk Schematik Part Type Descriptic Allegro Po Manufact Manufact	ation orint oper oper Part CB Footprint urer Part Nu urer	Database Con DIP.100/8/W,300 75176 20-00176BTN 75176 Interface Data Ti IC, MULITPOINT F dip6_3 DS75176BTN National Semicor DS75176BTN-NE	/L_400 ransmis RS485 T nductor	Visible F F F F F F F F F F F F F F F F F	P P P P P P P P P P P P P P P P P P P	Schematic Part	PCB Footprint	Allegro PCB Footprint	Implementa tion	Manufactur er Part Nurnber	Manufactur er	Distributor Part Number	Distributor	
3 4 5 6 7 8 9 9	Pro Implement PCB Footy Value Part Numk Schematil Part Type Descriptic Allegro PC Manufact Manufact Distributo	ation print per part CB Footprint urer Part Nu urer Part Numbe	Database Con DIP.100/8/W,300 75176 20-00176BTN 75176 Interface Data Ti IC, MULITPOINT F dip6_3 DS75176BTN National Semicor DS75176BTN-NE	/L.400 ransmis RS485 T nductor) Val	Visible P P P P P P P P P P P P P P P P P P P		Part		Footprint	tion	Manufactur er Part Number	Inanuraciui	Part Number	=	
1 2 3 4 5 5 6 7 7 8 9 9 10 11 11	Pro Implement PCB Footy Value Part Numk Schematil Part Type Descriptic Allegro PC Manufact Manufact Distributo	ation orint o Part D Part CB Footprint urer Part Nu r Part Number Number 20-00176	Database Con DIP 1.00/8/W,300 75176 20-00176BTN 75176 Interface Data Tr IC, MULITPOINT F dip8_3 DS75176BTN National Semicor DS75176BTN-NE Part Type Interface Dat	/L.400 ransmis rS485 T hductor) Val	Visible Vis	Description	Part 75176	Footprint	Footprint 3 dip8_3	tion	Manufactur er Part Number DS75176BN	er	Part Number DS75176BN-	Digi-Key	1.03
3 4 5 6 7 8 9 10 11	Province of the second	ation orint Depart Depart Depart Depart Depart Number Part Number 20-00176 20-001768	Database Con DIP 1.00/8/W,300 75176 20-00176BTN 75176 Interface Data Tr IC, MULITPOINT F dip8_3 DS75176BTN National Semicor DS75176BTN-NE Part Type Interface Dat	A_ 400 ransmis RS485 T hductor) Val [75176 75176	Visible P P P P P V V V V V V V V V V V V V V	Description C, RS485/RS	Part 75176 _	Footprint DIP.100/8/W.3	Footprint 3 dip8_3 3 dip8_3	tion	Manufactur er Part Number DS75176BN D\$75176BTN	National Semi	Part Number DS75176BN- DS75176BTN	Digi-Key Digi-Key	1.0

Schematic

The electrical components are placed in the schematic and net connections established.



Bill of Materials

The Bill of Materials is derived from the components that exist in the schematic.

ltem	Quantity	eferend	Part	Value	Decal	MFG Part Number	Datasheet
1	1	C1	1000PF	+/-1% 50V	1206	GRM3195C1H102FA01B	\MurataCerCap.pdf
2	2	C2	.01UFD	+/-5% 50V	1206	GRM3195C1H103JA01J	\MurataCerCap.pdf
		C14	.01UFD	+/-5% 50V	1206	GRM3195C1H103JA01J	MurataCerCap.pdf
3	1	C3	4.7UFD	+/-10% 50V	1812	GRM43ER71E475KA01L	.A.\GRM43ER71E475KA01L.pdf
4	5	C4	33ufd 25V	+/-10% 25V	C-CASE	B45196E5336K30	\.\B45196E5336K30.pdf
		C5	33ufd 25V	+/-10% 25V	C-CASE	B45196E5336K30	
	1	C6	33ufd 25V	+/-10% 25V	C-CASE	B45196E5336K30	\\B45196E5336K30.pdf
		C8	33ufd 25V	+/-10% 25V	C-CASE	B45196E5336K30	\.\B45196E5336K30.pdf
		C16	33ufd 25V	+/-10% 25V	C-CASE	B45196E5336K30	\\B45196E5336K30.pdf
5	5	C7	.1UFD	+/-10% 50V	0603	GRM188R71H104KA93J	\\MurataCerCap.pdf
	1	C11	.1UFD	+/-5% 50V	1206	GRM319R71H104JA01L	\\MurataCerCap.pdf
		C12	.1UFD	+/-5% 50V	1206	GRM319R71H104JA01L	\\MurataCerCap.pdf
		C13	.1UFD	+/-5% 50V	1206	GRM319R71H104JA01L	\\MurataCerCap.pdf
		C15	.1UFD	+/-5% 50V	1206	GRM319R71H104JA01L	
6	1	C9	1UFD	+/-10% 50V	1206	GRM31MR71H105KA88L	\\MurataCerCap.pdf
7	1	C10	.001UFD	+/-1% 50V	1206	GRM3195C1H102FA01B	\\MurataCerCap.pdf
8	1	D1	MBRS120T3	1	403A	MBRS120T3	MBRS120T3-D.pdf
9	2	D2	MRA4003T3	144	403D	MRA4003T3	MRA4003T3.pdf
		D3	MRA4003T3		403D	MRA4003T3	MRA4003T3.pdf
10	6	D4	IN4148		MELF3	LS4148	\\In4148.pdf
	8	D5	IN4148	2 2	MELF3	LS4148	\\In4148.pdf
		D6	IN4148	144	MELF3	LS4148	\\in4148.pdf
	1	D7	IN4148		MELF3	LS4148	\\In4148.pdf
		D8	IN4148	1993 1993	MELF3	LS4148	\\in4148.pdf
_		D9	IN4148	14 58 - 1455	MELF3	LS4148	\\In4148.pdf
11	1	D10	SMCJ16A		DO-214AB	SMCJ16A	\.smcjxxx.pdf
12	1	F1	FUSE		2010	L BC-I BZ2010-B000	\ \ RZ ndf

PCB Component Development

The components that reside on the pcb are designed from the Bill of Materials. These pcb library parts are captured in the netlist, and consist of a decal and a part name.

Library Manager - MPC)5_0		_ 🗆 X	<
Library:				
M:\PCB\PADS Lib\5.0\MPE	05_0	•	Close	Part Information for Part - CON_AMP175487-7
Edit CON_AMP175487-7		51	New Lib	General PCB Decals Gates Signal Pins Attributes Alphanumeric Pins Connector
	Decals	₽arts	Lib. List	
		-	Attr Manager	Filter: Pin Count: * 7 Apply
Part Types	Lines	CAE	Help	AMP175487-7 Unassigned Decals: Assigned Decals: CON_SAM_TSW107 Assign New AMP175487-7
CON_12 CON_1730421 CON_31-71043 CON_3M_ZIF		New Edit		Assign New
CON_5_C CON_747844_AMP CON_AMP175487-7 CON_AMP_1-534206-0	.	Delete Copy		
Filter:		Import Export		Up Down
Apply	l	ist to File		OK Cancel Save As Help


Netlist

The netlist is typically an ASCII format generated from the schematic. It contains all components (*part*) and connections (*net*) required for the pcb design.

🔄 78727-0122r06.asc - Notepad	A 78727-0122r06.asc - Notepad
File Edit Format Help	File Edit Format Help
PADS-POWERPCB-V3.5-MILS!	OP1 VOA_JDS_MEMS_TH@VOA_JDS_MEMS_TH
CLUSTER ITEM	*NET*
	Q5.1 R59.2 U27.4
PART	*SIGNAL* \$4N925 Q9.1 R294.2 U36.4
05 2N7002W	V9.1 R294.2 030.4 *SIGNAL* \$4N940
Q9 2N7002W	26.1 Q6.2 Q6.5 Q6.6 R26.2 R194.2
Q12 2N7002W	*SIGNAL* \$3N1197
Q13 2N7002W U27 74AHCT1G32DCK	C153.1 R195.1 U14.7 *SIGNAL* \$3N1206
U36 74AHCT1G32DCK	C153.2 R194.1 R239.2 U14.6
U33 74VHC138MTC	*SIGNAL* \$3N1331
U40 74VHC138MTC	R2.1 R28.2 U14.5
U16 AD5231 U29 AD5231	*SIGNAL* \$3N1349 C53.2 R27.1 R172.2 U11.3
U35 AD5231	*SIGNAL* \$3N1358
U43 AD5231	D6.A L8.2 U11.1
U37 AD7888BRU	*SIGNAL* \$3N1381
U38 AD7888BRU U59 AD7888BRU	Q6.3 R195.2 *SIGNAL* \$3N1420
U60 AD7888BRU	J4.39 R276.2 R278.2
U5 AD8602ARM	*SIGNAL* \$3N1422
U7 AD8602ARM	J4.40 R277.1 R279.1
U18 AD8602ARM U47 AD8602ARM	*SIGNAL* \$3N1445 Q8.3 Q8.6 R280.1
U17 AD8604ARU	*SIGNAL* \$3N1450
U19 AD8604ARU	Q8.2 Q8.5 R281.2 R311.1
U20 AD8604ARU U23 AD8604ARU	*SIGNAL* \$3N1456 TP9.1 TP10.1 U7.1 U7.2
U24 AD8604ARU	*SIGNAL* \$3N1463
U25 AD8604ARU	R281.1 U22.5
U55 ADN8830ACP	*SIGNAL* \$3N1472
U56 ADN8830ACP Q10 BSS138@SOT23	C36.1 R199.2 U22.1 *SIGNAL* \$3N1474
Q11 BSS138@SOT23	C142.1 R282.2 U22.3
C1 CAP0402	*SIGNAL* \$3N1477
C2 CAP0402 C3 CAP0402	C151.2 R30.1 R282.1 R283.2
C3 CAP0402 C4 CAP0402	*SIGNAL* \$3N1520 07.A1 R280.2
C5 CAP0402	*SIGNAL* \$4N299
C6 CAP0402	C58.1 R31.2 U3.3
C7 CAP0407	INSTENDIN KANZIA


PCB Netlist Verification

The netlist is imported into the pcb database. If all components and connections from the netlist match the pcb database of library components, they will appear as pictured below. Green indicates all components (*part*), yellow indicates connections (*net*) to the components.



Mechanical Inputs

Mechanical placement strategies are imported into the pcb database in the form of a DXF.



PCB Design Requirements

The following requirements and specifications are established prior to pcb layout.

- Customer Specification
- Electrical Requirements
- Mechanical Requirements
- Optical or Data Requirements
- IPC Requirements
- Packaging Requirements
- ∠ UL, IEEE, Belcore, Telcordia


PCB Design Elements

The process and strategies used to design the pcb are typically executed in the order outlined below.

- Mark Import any Mechanical Constraints (DXF)
- Create the Board Outline
- *K* Create Cutouts and Keepouts
- Place Component and Hardware Holes
- Configure PCB Design Rules, Constraints and Preferences
- *A* Define Layer Definitions, Vias and Padstacks
- *is Import the Schematic Netlist*
- Place Components
- Route Traces
- Create Copper Pour areas
- Create Copper Planes
- Befine and Implement Test Strategy
- Mark Implement Design Rules Check and Verification
- Solution Orient Silkscreen Reference Designators and Text
- Orient Assembly Drawing Reference Designators and
 Tak
- Dimension PCB and Define Fabrication Drawing
- Create Assembly and Fabrication Drawings
- Boild Fand Generate Gerber and Drill Files


PCB Design: Keepouts

The silkscreen dxf is imported from the mechanical design (blue). The board outline is created in the pcb database (orange). Holes and cutouts are manually added (filled cyan circles). Keepout areas are created (green and red cross-hatched areas).




PCB Design: Components

Components from the netlist are dispersed and grouped according to function. The components are then manually placed inside the pcb outline.




PCB Design: Placement

Components are placed within the pcb board outline. Keepouts, cutouts and holes must be avoided.




PCB Design: Routing

All connections (nets) require trace routing. The red lines are completed trace connections. The yellow lines represent unrouted traces or nets. Plane connections are created with a via or direct connection to a copper area. Trace routing may consist of component to component or component to plane connections.




PCB Design: Copper

Copper areas are created (red) and poured over vias (white circles) and solder pads (violet). Copper areas are then assigned a net name that matches with the appropriate net connection.




PCB Design: Plane

The copper planes are created, split and defined according to the design rules and net requirements for each layer. Thermal and non-thermal connections are placed accordingly.



PCB Design: DFT

Design for Test involves placement of test points into the completed pcb. Two types of test points are used. Flying Probe (FPT) and In Circuit (ICT). DFT analysis is executed and test points are audited for compliance and testability.



PCB Design: Verification

The pcb is complete and must be verified for design rules compliance. Verification includes clearance checks, net and copper connectivity, net and copper plane connectivity, duplicate nets, layer to layer connectivity, design rule violations, DFM and test points. In this example, the yellow circles indicate a clearance violation (copper to board edge).

2058mil-_ 🗆 🗙 Verify Desian Location Clear Errors Close (-580,1339.21 L6) Keepout violation erro -568.95,1300.71 L6) Keepout violation error Disable Panning Help 1567mil-Check Start 1446mil Clearance C Connectivity Setup. High Speed View Report. Plane Report File. C Test Points Explanation: C Fabrication (-580,1339.21 L6) Placement Keepout violation Latium rror: OUTLINE J6, KEEPOUT(-580,1261) overlapping 🔘 Design Verification C Wire Bonds Errors 2

Gerber Files

Gerber files are created to enable plotting of the individual design file elements. Depending on their function, each Gerber file is compiled as an individual electrical layer, process or design reference.

Typical Gerber File Structure

- Electrical Design Layers
- Silkscreen
- Solder Mask
- Solder Paste
- Fabrication Drawings
- Assembly Drawings
- Aperture Files
- Drill Files
- Netlist
- X-Y Placement Data


Gerber Files

This is a typical Gerber file design menu. From this menu, design data can be manipulated to any number of conditions to achieve the desired results.

MI Preview Define CAM Deconomits				×		
AM Documents ocument Name	Fabrication Layer			Close		
AYER 1 (COMPONENT) AYER 2 (POWER PLANE) AYER 3 (DIGITAL) AYER 4 (VREF & GND)	Top POWER SIGNAL (DIGITA) SIGNAL (MISC)	ц – Т	Add	Save		21
AYER 5 (SND PLANE) DAYER 6 (BOTTOM) SILKSCREEN (TOP)	GROUND (VGND Botom Silkspreen Top		Up	1 77 /	. 7.	
unmay:		2	Down	Inpat.		
louting: () Iotom (Pade Viai, Tracks, Copp	perLines,Text)		Run Liting	Export_		
Deectory GB 7872796000	001	- Aperture P	Report	Edit Document		_ n _ n _
Layer Selections			- (f	Document Name LAYER 6 (BOTTOM)		DK
Top FOWER SIGNAL (DIGITAL)	Add >> Bolt	cted	OK Cancel	Document Type Dutp	Aut File:	Cancel
SIGNAL (MISC) GROUND (VGND) Ligwr_7			Preview	Fabrication Layer Bottom		Run
Other	Items on Primary		Help	Sunnay		Set Layers
F Board Outine	🛱 Pada 🔳	E Berlier		Botion: (Pade,Viai,Tracks)	Copper,Lines,Text)	
Connections Plated Slots	R Los	P Test	8			
Non-plated State	P von	E Allah ma			2	
	F Case	E Others		Customize Document	Dulpul Device	
	E formation	🕞 TautPhone		BEL TAN	< _ n	[12227.] P
Component outlines						. 222
	Pine with Associated Cop	iper	1			. [2222]
Top Mounted	Pine with Associated Cop	P Den Cape		Layers Options	Pint Pen	Photo Drit


Gerber Files: Electrical Layers

These Gerber files are processed to create each electrical layer (internal and external) that will ultimately be finished in copper on the pcb.




Gerber Files: Silkscreen

This file will create the stencil that will be used to apply the silkscreen (ink) to the pcb. The Silkscreen is for component reference, identification and labeling. The Silkscreen exists on the outer layers.




Gerber Files: Solder Mask

The solder mask will expose solderable areas and protect the pcb by covering all copper elements. The Solder Mask minimizes solder bridges. In this example, the Gerber file was created as a negative. Areas in red will not be covered with mask. The solder mask exists on the outer layers.




Gerber Files: Solder Paste

This file will be used to create a solder paste stencil. Prior to the board assembly, the stencil will be used to apply solder paste directly to the pads on the pcb (areas in yellow). Once the solder paste is applied, surface mount components can be placed and soldered.



Gerber Files: Fabrication Drawing

This file will be created to display all mechanical and fabrication design parameters of the pcb. Parameters include layer stackup, board thickness, tolerance, drill file, copper weight, dimensioning, and applicable design standards.




Gerber Files: Fabrication Details

Pcb manufacturing details include drill size, plating, drill location information, electrical layer stackup, board thickness, slots, cutouts and tolerance.

ument				1	Setup		100		Ŧ		the second			~		
					2795mi- 2676	14 AHF-	XX I		<u>}</u> ¥≇		C AN	~				
						1	New Y			200 - 19 200 - 19	f ***	₽≠ #	8	X		
		1 march	Learner	[]	Passi	- * *	#**#	-	× 3	000		×#		× ŵ	*	
	5/2E	014	SYN	PLTO	Section 1	(編集)	Real		XXX	XX	1. R.	. M		Rass	5. Š	
5	12	1096	X	PL TO	1967 mil-	- E	<u></u>	_	脾 🐜		Saug	XX.	1	#	18 (N)	
5	94	3	0	NPLTO	nig-ti-	*	- ×	X	<u> </u>	n de la	288	<u> </u>	* 1	(HEAR)	-48	
	70	4	M	NPLTO		1 🛞	×¥	۴₫.,	** **	×X×	8.8% S		× Xaks	200 CANES	畫	
	205	1	A	NPL10		ŧ¢.	×		1.000	1000	MARCEN ?	2.3	**	× 200	8	
	38	2	8	NPLTO		優後	~~~	3X	1 20	×2.	63.83	$(i \neq i)$	建梁	x1352	8	
	15	108	C	PLTD		×	. 21	×.	1200	19 A	8 X 1	1.2			6	
	94	1	0	PLTO		1º	+ × 1	1	1 (¥	<u></u>	ex.		\mathcal{A}	<u> </u>	8	
	67	1	E	NPLTO PLTO	-	- K×	°# 1		LXX	3×3	&&\)	$\Delta \lambda$		C De C	<u>s</u>	
	40	1	6	NPLTD		X		X tool	\$×t _a ∞	×#				×120	21	
	125	2	0	NPLTO	- 55%alt-	173	Nx	l∎×	1 223	X × ×	×24-1	t S	13	g prod	5	
	48	2	1	PLID	-750mit					2V A	200 <u>0</u>	640	1	-		
	40	1.1	4	let in		1		11	1		1			1	and a	
						25				18	5 8		0.02	2.55	1000	
						12 SIYAJ 8 (000.*) 852.		1	- Slyseren () - Trep stor ().					31		
					E	7777777	77777	<u>a-</u> C	- POPER PLANE			- 22	R 7031	1000		
NT					Ĕ			13-	- INNER SIGNAL			- 1	(MAX)			
					5	111111	1111	1	- INNER SIDNAL	here a		:		:		
IVALENT	E Contraction of the second seco				E	mm	77777		- CHO PLANE ()			-				
					Z	777777	77777	2-	COMPONENT 1		6	- 1		10		

Gerber Files: Assembly Drawing

Identifies location and orientation of the electronic components to be placed.



Gerber Files: Aperture Listing

This listing defines the shape of individual elements on the pcb.

Photo-Plo	tter Ape	rtures	Report		
======= Position	 width	Hgt/ID	shape	Qty	I
=======	=====	======	=====	===	T
10	25	0	RND	292	
11 12	20 10	0 0	RND RND	65 3606	
13	7	0	RND	61	
14 15	5	0 0	RND	34500 2	
16	1 8	ŏ	RND RND	4011	
18	94	0	RND	8	
21	70 45	0 70	RND RECT	16 28	
25 27	30	0	RND	916	
28 35	50	0 Q	SQR	38	
30 48	40 12	0	SQR RND	32 197	
49	15	0	RND	40	
51 54	35 18	0 0	RND RND	197 37	
59	3	0	RND	1202	
60 68	100 75	0	RND	4 8	
74	55	ŏ	RND SQR	28	
75	105	0	SQR	1	
78 79	34 25	0 0	SQR SQR	50 46	
80	25 35	0	SQR	1	
89 90	0.5 4	0	RND RND	58 641	
92	4 6	ŏ	RND	48	
106	30	0	SQR	26	
111 112	31 40.16	0	SQR 0 SQR	10 100	
114	27.56	j –	0 SQR	24	
$\frac{115}{116}$	15.75 18	0	0 SQR	386 272	
120	27	0	SQR	36	
121	100	0	SQR	2	
122 125	85 45	0	SQR SQR	14 64	
133	33	ō	SQR	10	

Gerber Files: Drill Files

CNC drill parameters used on the pcb fabricators system to drill and route the pcb.

Omega States and Stat) - Notepad		NCD_78727-0122R06.lst - Notepad	
File Edit Format Help			File Edit Format Help	
Drill Sizes Report Tool Size Pltd 1 12 x 2 15 x 3 38 - 4 46.85 x 5 64 x 7 70 - 8 94 x 9 94 - 10 205 -	Feed Speed 95 300 197 550 139 550 89 550 81 550 66 550 0 0	Qty === 690 197 2 7 1 4 1 3 1	<pre>prill Listing </pre>	

Design Review Process: DFT/DFM

(Preliminary and Final Design Review Audit)

- The Preliminary PCB Design is presented and scrutinized
 by Manufacturing, Test, Reliability, Electronics and Mechanical Engineering.
- ∠ DFM/DFT feedback is reviewed and validated.
- ∠ Design Guidelines are reviewed and verified.
- ∠ Cost considerations are addressed.
- Manufacturing and assembly process are reviewed.
- A final PCB Design review will present all actions from tePreliminary Design Review.
- Gerber files are analyzed and design intent validated.
- Mechanical and PCB files are overlaid and verified.
- ∠ Gerber data files are created.
- The PCB Design is released.

PCB DFT / DFM: Analysis

To ensure a cost effective, robust design, prior to the release of the pcb, the design is sent to the PCB Manufacturer for post-processing feedback.

<u>Ref.</u> <u>No.</u>	<u>DFM</u> <u>Section</u>	Issue/Comments	Impact of Issue: (High / Medium / Low)	Customer Response: (Accept / Reject, Planned Re- spin, Ignore?)
23	7.4.8	It is recommended for 0.5 mm pitch leaded devices to use a 10 mil pad with a consistent space of 9.7 mils. Design uses 12 mil wide pads with a 7.7 mil space. U55 and U56 uses a 12 mil pad width which can contribute to solder to shorts.	Corrected to 10 mils. No issue.	
24	7.4.8	It is recommended for 0.65 mm pitch leaded devices to use a 14 mil pad with consistent spacing of 11.6 mils. The design uses multiple pad widths for 0.65 mm pitch. Recommend changing to 14 mil for consistancy and optimum DPMO results.	All Addressed.	

Design Review Process

(Final Review) Incorporate Design Review Notes and DFT/ DFM Feedback.

Interface Board PCBA Final Design Review.

- Attendees: Lori Karl, Steve Rose, Scott Stewart, Lloyd Newfield, John Lodge, Jim McLaren, Jody Baron
- 1. Confirm final mechanical overlay check with Jody. (Complete)
- 2. VOA requirements have been removed. (Complete)
- 3. Scott to contact Fab house regarding modified soldermask opening on 9pin BGA. (Complete)

Interface Board PCBA Preliminary Design Review

Attendees: Rich Riddle, Jim McLaren, Scott Stewart, John Mansfield, Steve Rose, Lloyd Newfield, Jody Baron

- 1. Lloyd to provide part numbers to Rich on EDVT parts which are planned to be NOPOP'ed at assembly, but need to be installed for EDVT testing by Rich's group. Lloyd to provide part numbers and target quantity to Rich.
- 2. Jody will lower ribs on new base under J7 (flex connector) to prevent shorting base to pads or vias. Rib to be removed under J6. Middle rib will be lowered .040", to clear pads of J7.


Overlay Output

The Mechanical and PCB database is merged and the design intent is validated.




Gerber Analysis and Plotfile Verification

The Gerber files are imported into the Gerber editor for analysis.



PCB DFT / DFM: Panelization

To facilitate electronic assembly, a panel is created around around the pcb.



Finalize Gerber Fabrication Package

All PCB related design data is zipped up for release to the PCB fabricator.

Fabrication Package


- Gerber Files of Each Layer
- Aperture Files
- Drill Files
- Netlist files
- ASCII Files
- Fabrication Drawings
- Assembly Drawings
- Layer Drawings
- X-Y Placement Data

∠ Design Release

Name	Modified	5128	Туре	
GB7872750010001.asc	3/22/2004 11:23 AM	2,975 KB	ASC File	
CAM_G87872750010001.cam	3/22/2004 12:21 PM	7,516 KB	CAM350 File	
NCD_G87872750010001.DRL	3/22/2004 11:47 AM	24 KB	DRL File	
G87872750010001_0350.pc	3/22/2004 12:06 PM	10,808 KB	IPC File	
NCD_G87672750010001.lst	3/22/2004 11:47 AM	24 KB	LST File	
G67872750010001_D356.net	3/22/2004 11:58 AM	271 KB	NET File	
G87872750010001_0356a.net	3/22/2004 11:59 AM	786 KB	NET File	
ASY_GB7872750010001.pdf	3/22/2004 12:16 PM	185 KB	PDF File	
FAB_GB7872750010001.pdf	3/22/2004 12:05 PM	148 KB	POF File	
LYR_GB7672750010001.pdf	3/22/2004 12:18 PM	1,096 KB	PDF File	
ASB_GB7872750010001.PHO	3/22/2004 11:48 AM	1,092 KB	PHO File	
AST_G87672750010001.PHO	3/22/2004 11:47 AM	351 KB	PHO File	
BSK_G87872750010001.PHO	3/22/2004 11:47 AM	283 KB	PHO File	12
B5M_G87672750010001.PHO	3/22/2004 11:47 AM	94 KS	PHO File	48
BSP_GB7872750010081.PHO	3/22/2004 11:47 AM	75 KB	PHO File	
FA8_G87872750010001.PHO	3/22/2004 11:47 AM	901 KB	PHO File	
LY1_GE7872750010001.PHO	3/22/2004 11:46 AM	168 KB	PHO File	
LY2 G87872750010001.PHC	3/22/2004 11:45 AM	535 KB	PHO File	
LY3_G87872750010001.PHO	3/22/2004 11:46 AM	59 KB	PHO File	
LY4 G87872750010001.PHO	3/22/2004 11:46 AM	69 KB	PHO File	
LY5_G87872750010001.PHO	3/22/2004 11:46 AM	526 KB	PHO Pile	
E LY6 G87872750010001.PHO	3/22/2004 11:46 AM	386 KB	PHO File	
TSK_G87672750010001.PHO	3/22/2004 11:47 AM	727 KB	PHO File	
TSM_G87872750010001.PHO	3/22/2004 11:47 AM	106 KB	PHO File	
TSP_687672750010001.PHO	3/22/2004 11:47 AM	24 KB	PHO File	
GE7872750010001.ap	3/22/2004 12:33 PM	5,768 KB	PowerArchiver ZIP File	
APP_G87872750010001.rep	3/22/2004 11:48 AM	4 KB	REP File	
ASE_GB7872750010001.rep	3/22/2004 11:48 AM	1 KB	REP File	
AST_G87872750010001.rep	3/22/2004 11:47 AM	2 KB	REP File	
BSK_GB7872750010001.rep	3/22/2004 11:47 AM	1 KB	REP File	
BSM_G87872750010001.rep	3/22/2004 11:47 AM	3 KB	REP File	
BSP_GB7872750010001.rep	3/22/2004 11:47 AM	D KB	REP File	
FAB_GB7872750010001.rep	3/22/2004 11:47 AM	1 (8)	REP File	
LV1_GB7872750010001.rep	3/22/2004 11:46 AM		REP File	
LV2_GB7872750010001.rep	3/22/2004 11:46 AM	1 KB	REP File	
LY3_G87872750010001.rep	3/22/2004 11:46 AM	3.60	REP Pile	
LV4 G87872750010001.rep	3/22/2004 11:46 AM	1.68	REP File	

PCB Fabrication PCB Basics

Basic PCBs comprise a rigid sheet of epoxy-impregnated fiberglass material within copper sheets affixed to one or both sides. This is known as copper clad. In multilayer boards (those with more than two copper layers), a piece of material called prepreg is placed between core layers.



PCB Basics (continued)

- The outer copper surface of the PCB must be processed to form circuit paths, or traces, that make the connections between components. Analogous to wires, the traces are formed using a photolithographic process. In that process, the copper layers are treated with chemical etching that removes unneeded portions of the copper, leaving only the traces and pads required for component soldering.
- Pads can be fabricated in many shapes and formats.
 Components are typically attached to these pads as surface mount, through hole, or both. After photolithography is completed, the board is drilled and through holes are plated.

Process

For multi-layer designs, the first step is to print etch the inner layers. Each inner circuit is transferred to the copper panel using photographic dry film. The film is hot-roll laminated onto the copper panel. The film tooling is exposed onto the panel typically using a 5kilo Watt light source. The panels are put through a series of vertical conveyors containing various wet processing chemicals. First, the exposed film on the panels is developed, then the exposed copper (no film on it) is etched away and finally the remaining film is stripped off resulting in bare copper circuits on laminate. This process usually takes about three hours.

The inner layers are then pinned in a stack with thin sheets of epoxy glass pre-preg which separates the copper layers. The outer layers are made with a foil of copper. The stack is pinned between two heavy metal plates creating a "book." This book is put in a hydraulic/heated press for about two hours at 350 degrees F. The hydraulic pressure is approximately three tons.

Process (continued)

Once pressed, these panels look just like double sided laminate and are ready for drilling. For double-sided panels, drilling is the first process. The panels are pinned to the table of a CNC drill. The drill program is loaded, and the proper drill bit sizes are loaded into the auto-tool-change holders. A typical load size is 15 panels up. The panels are then deburred after drilling. This process usually lasts anywhere from 30 minutes to two hours.

Electroless copper is next. In order to put a thin (0.000025") coat of copper inside the drilled holes, there is a series of chemicals required to condition, clean, and activate the surface inside the holes. The panels sit in a blue liquid of suspended copper for about 45 minutes; the entire process takes about two hours.

Primary image (i.e., the top & bottom layers) is applied using dry film plating resist, as before with the inner layers. It is developed, and then it goes into a copper plating procedure. The panels are cleaned and activated chemically, then connected to a rack inside a large volume of copper solution.

Process (continued)

At 25 amps/square foot of copper, the panels are electro-plated for about one hour to achieve one ounce of copper in the holes and on the surface. Next, tin is plated on top of the copper. (During the entire time, the dry film (plating resist) is on the panels to prevent plating where there are no circuits.)

After plating, the dry film plating resist is stripped off the panel leaving exposed copper. This copper is chemically etched off the panel leaving only the tin over copper circuitry. Next, the tin is stripped from the panel leaving bare copper circuits.

Solder Mask is applied directly over the bare copper. Liquid Photo Imagable (LPI) Solder Mask is flooded onto the panel using a screen. It is then tack dried in a convection oven. The panel is aligned to the Solder Mask tooling film using registration pins and then exposed in a 5 kW light source for about 20 seconds. The panel is then developed to remove LPI Solder Mask from the pads and holes. Finally, the panel is baked to cure the remaining mask to its permanent state. The total LPI time is about two hours.

Process (continued)

Legend ink (silkscreen) is screened onto the panel using a screen stencil, which is photographically made from the Legend film work. The panel is cured in a convection oven to complete the screening process in about an hour.

Next, the panel is put through a Hot Air Solder Leveler (HASL) in order to put solder on the pads and in the holes. It consists of a flux tank, a solder tank at about 360 degrees F, and air knives to blow out the holes.

The CNC routing is the final step to the pcb fabrication process. The panels are pinned to a backup material. The CNC program is loaded into memory, and a router bit is placed in the tool changer. Normally, an 0.093" size bit is used. The parts are routed out individually. Gold fingers, if present, are then beveled.